ZYNQ Training - session 07 part IV - Coding an AXI Stream Module in Verilog
Channel: Mohammadsadegh Sadri
TIP: Right-click and select "Save link as.." to download video
Initializing link download.....
In this video, we focus on the the design of "SampleGenerator" AXI stream block. We have already talked about the functionality and interfaces of this block in previous videos of this session.
In this session we begin writing a verilog RTL code for this axi stream block.